

Product Overview

DARE22G POR08 implements a 0.8 V supply power-on-reset circuit for radiation-hardened applications in the commercial GF 22 nm FDSOI CMOS technology.

This IP macro supports a range of DARE22G platform IP blocks that require power-on reset signals in the 0.8 V supply domain.

Features

Main functionalities include:

- 0.8 V output reset signal
- 1.8 V level-shifted output reset signal
- 0.8 V glitch-filtered output reset signal
- External reset assertion override
- Positive-going trip point range of 362 – 734 mV
- Negative-going trip point range of 362 – 613 mV
- Hysteresis range of 0 – 91 mV
- Low operating current (< 75 μ A)
- TID immunity over 100 krad (SiO₂)
- SET immunity over 60 MeV.cm²/mg
- SEL immunity over 70 MeV.cm²/mg

Block Diagram

The POR08 macro generates a reset signal when the 0.8 V power supply is first applied to the chip and keeps it asserted until the supply voltage reaches its nominal value. It employs a dual-threshold open-drain architecture, with trip points determined by the combined threshold voltages of PMOS/NMOS LVT transistors.


The internally generated reset signal in the 0.8 V domain is output directly via the POR0V8_DR pin, with a glitch-free replica provided through the POR0V8 pin. Additionally, a built-in level-shifter translates the internal reset signal to a 1.8 V domain version, which is distributed via the POR08_IV8 pin.

The power-on reset functionality can be combined with an external 0.8 V reset signal provided via the POR0V8_OVR pin. When asserted, this input signal will override the internally generated reset signal.

Operating Conditions

Performance and reliability are not guaranteed outside these recommended operating boundaries.

Parameter	Name	Minimum	Typical	Maximum	Unit
Core supply voltage	V _{DD0V8}	0.72	0.8	0.88	V
I/O supply voltage	V _{DD1V8}	1.62	1.8	1.98	V
Operating temperature	T _J	-40	25	125	°C
TID threshold	TID _{th}	100			krad (SiO ₂)
LET threshold (SET)	LET _{th_SET}	60			MeV.cm ² /mg
LET threshold (SEL)	LET _{th_SEL}	70			MeV.cm ² /mg



Pin Interface

Pin Name	Type	Description
VDD1V8	Power	I/O power supply
VSS1V8	Ground	I/O ground supply
VDD0V8	Power	Core power supply
VSS0V8	Ground	Core ground supply
VSUB	Ground	P-substrate bias voltage
POR0V8	Digital	0.8 V glitch-free reset output
POR0V8_DR	Digital	0.8 V reset output
POR08_IV8	Digital	1.8 V reset output
POR0V8_OVR	Digital	Reset override input

Physical Dimensions

DARE22G POR08 is implemented as a core macro.

IP Name	Width	Height
POR08	108 μ m	66 μ m

Contact

For further information, please contact us at dare@imec.be