

## Product Overview

DARE22G LVDS library provides transmitter and receiver I/O cells for the implementation of radiation-hardened high-speed low-voltage differential signaling interfaces in the commercial GF 22 nm FDSOI CMOS technology.

DARE22G LVDS interfaces are fully compliant with the TIA/EIA-644-A standard and can achieve data signaling rates up to 1 Gbit/s. Special capabilities for space applications are built in transmitter and receiver cells, including on-chip hysteresis, cold-spare functionality, and radiation-hardened fail-safe detection.

## Features

DARE22G LVDS library features include:

- 1.8 V I/O supply voltage
- Pad-limited fixed-height narrow layout
- Distributed power-on control
- Horizontal or vertical placement orientation
- Inline and staggered pad arrangement supported
- 2 kV ESD protection (HBM)
- TID immunity over 100 krad (SiO<sub>2</sub>)
- SET immunity over 60 MeV.cm<sup>2</sup>/mg
- SEL immunity over 70 MeV.cm<sup>2</sup>/mg

## Radiation Hardening

DARE22G LVDS cells exploit the intrinsic SEL immunity of the FDSOI process in combination with various radiation-hardening-by-design (RHBD) techniques to mitigate TID and single-event effects.

## LVDS Transmitter

The LVDS transmitter cell (LVDS\_TX) converts a single-ended digital core signal into a low-voltage differential output signal centered around a common-mode voltage supplied by the chip core.

### Cell Features

LVDS\_TX main functionalities include:


- High-impedance output mode to enable multipoint configurations with multiple transmitters
- Power-down mode (< 85  $\mu$ A)
- Disabled data outputs during power ramping
- Variable common-mode voltage
- Flexible reference biasing
- Cold-spare compliant outputs
- Maximum current consumption of 5.8 mA at 1 Gbps
- SET immunity above 60 MeV.cm<sup>2</sup>/mg

The output common-mode voltage is generated from a 1.25 V ( $\pm$ 5%) voltage reference, which must be provided via a core-side input pin.

LVDS\_TX is not self-biased and requires a reference signal to be supplied via core pins to bias its internal current mirrors. This biasing can be implemented using either current or voltage signals. In current-signal mode, a 10  $\mu$ A sinking current signal must be provided. Transmitter cells biased this way will generate a voltage reference signal that can be redistributed to bias additional **transmitter** cells in voltage-signal mode. This flexibility is intended to reduce power requirements. Fully on-chip biasing is supported by the DARE22G IVREF18 IP.

LVDS\_TX is designed to achieve maximum performance with a 100  $\Omega$  termination resistor load, following the reference specification established by the TIA/EIA-644-A industry standard.

## Block Diagram



## Pin Interface

Pin Name	Type	Description
VDDIO	Power	I/O power supply
VSSIO	Ground	I/O ground supply
VDDC	Power	Core power supply
VSSC	Ground	Core ground supply
IP10U	Analog	Single-cell bias current
VBIAS_N	Analog	Shared bias voltage
VREF	Analog	Common-mode reference voltage
IOPWROK	Digital	I/O supply voltage flag
PWROK	Digital	Core supply voltage flag
RETC	Digital	Retention enable
BIAS	Digital	Level-shifter bias voltage
IBIAS_SEL	Digital	Current biasing selection
PDB	Digital	Power-down enable
DIN	Digital	Single-ended input data
HIGH_Z	Digital	Tri-state output enable
OUTP	LVDS	Differential output data
OUTN	LVDS	Differential output data

## LVDS Receiver

The LVDS receiver cell (LVDS\_RX) converts an external low-voltage differential signal with a variable common-mode voltage into a single-ended digital core output signal.

## Pin Interface