

The imec logo is positioned in the top left corner of the page. It consists of the lowercase letters 'imec' in a white, sans-serif font. The background of the entire top section of the page is a high-resolution, close-up photograph of a blue printed circuit board (PCB) populated with numerous integrated circuits (chips) in various colors (gold, silver, black).

embracing a better life

GaN-ICs for monolithic integration of power systems 200V & 650V

To unlock the full potential of GaN power electronics, imec offers a unique GaN-on-SOI process. The deep-trench isolation implemented in this process provides full isolation between power devices, drivers, control and protection circuits. This, in turn, enables the manufacturing of complex GaN ICs. In addition to accommodating smaller form factors, the close proximity of devices drastically reduces parasitic inductance, resulting in a significant switching speed enhancement.

Low-cost MPW and dedicated mask runs

To make GaN-on-SOI devices and circuits more affordable and easily available to its customers, imec offers a Multi-Project Wafer (MPW) service. In this MPW model, mask, processing and engineering costs are shared across multiple customer designs, typically delivering prototyping runs of 40 samples dies. For even larger quantities, dedicated mask runs can also be requested which return approximately 12 x 200 mm/8 inch wafers. For even larger productions runs, we offer the possibility of engaging with external manufacturing partners.


State-of-the-art e-Mode Power devices on 200mm/8-inch Si wafer

GaN based power devices, mainly available as discrete components, have pushed operating frequencies and efficiencies of Switch Mode Power Supplies (SMPS) to record levels. However, the technology's full potential can only be unlocked by reducing the parasitic inductances.

Imec's GaN-on-SOI technology allows to monolithically integrate logic and power components onto the same die, minimizing parasitic inductance.

With imec's GaN-IC technology you are able to:

- Integrate multiple transistors on a single IC using trench isolation
- Save package cost by packaging one instead of multiple devices
- Reduce system parasitic inductance



Picture of the 5x5mm² 200V ISA packaged GaN device.


GaN-ON-SOI Design Kit

To make this technology more easily available, imec provides an extensive GaN-on-SOI Process Design Kit (PDK), both for 200V and 650V technologies. These kits include process documentation, library devices, layout guidelines for custom design, verification, and models. Low-ohmic and high-ohmic resistors are provided, as well as Metal/Oxide/Metal capacitors and low voltage logic devices. These enable customers to design highly integrated GaN power systems on chip. The PDKs are available after signing imec's GaN-IC Design Kit License Agreement (DKLA).


200 V e-Mode p-GaN HEMT

Datasheet Power Device with $W_{eff} = 36 \text{ mm}$


Symbol	Description	Test conditions	Min	Typ	Max	Unit
ABSOLUTE MAXIMUM RATINGS						
BV_{DS}	Drain-Source voltage			>200		V
I_D	Pulsed Drain current	1 ms pulse			10	A
V_{GS}	Gate-Source voltage				7	V
ON/OFF STATE CHARACTERISTICS						
BV_{DS}	Drain-Source voltage	$V_{GS} = 0 \text{ V}$	200			V
I_{DSS}	Drain-Source leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 200 \text{ V}$ $T = 25^\circ \text{C}$		100	1000	nA/mm
		$V_{GS} = 0 \text{ V}, V_{DS} = 200 \text{ V}$ $T = 150^\circ \text{C}$		50	500	$\mu\text{A}/\text{mm}$
I_{GSS}	Gate forward leakage	$V_{DS} = 0 \text{ V}, V_{GS} = 7 \text{ V}$ $T = 25^\circ \text{C}$		20	100	$\mu\text{A}/\text{mm}$
R_{DS-ON}	Drain-Source ON resistance	$V_{GS} = 7 \text{ V}, V_{DS} = 0.1 \text{ V}$ $T = 150^\circ \text{C}$		7	9	$\mu\text{A}/\text{mm}$
		$V_{GS} = 7 \text{ V}, V_{DS} = 0.1 \text{ V}$ $T = 150^\circ \text{C}$		14	18	Ω/mm
V_{TH}	Gate threshold voltage	maximum g_m	2.1	2.5	2.9	V
DYNAMIC CHARACTERISTICS						
C_{ISS}	Input capacitance	$V_{GS} = 0 \text{ V}$ $V_{DS} = 200 \text{ V}$ $f = 1 \text{ MHz}$		55		pF
C_{OSS}	Output capacitance			35		pF
C_{RSS}	Reverse transfer capacitance			0.97		pF




Typical IDS vs VDS curve at $T = 25^\circ \text{C}$



RDS vs VDS(on) vs IDS at $T = 25$ and 150°C




Typical IDS vs VGS curve at $T = 25^\circ \text{C}$




Typical CISS, COSS and CRSS vs VDS at $T = 25^\circ \text{C}$. Measurements on-wafer (no packaging parasitics included).

650 V e-mode p-GaN HEMT


Symbol	Description	Test conditions	Min	Typ	Max	Unit
ABSOLUTE MAXIMUM RATINGS						
BV_{DS}	Drain-Source voltage			>650		V
I_D	Pulsed Drain current	1 ms pulse			7.5	A
V_{GS}	Gate-Source voltage				7	V
ON/OFF STATE CHARACTERISTICS						
BV_{DS}	Drain-Source voltage	$V_{GS} = 0 \text{ V}$	650			V
I_{DSS}	Drain-Source leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$ $T = 25^\circ \text{C}$		100	1000	nA/mm
		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$ $T = 150^\circ \text{C}$		50	500	$\mu\text{A}/\text{mm}$
I_{GSS}	Gate forward leakage	$V_{DS} = 0 \text{ V}, V_{GS} = 7 \text{ V}$ $T = 25^\circ \text{C}$		20	100	$\mu\text{A}/\text{mm}$
R_{DS-ON}	Drain-Source ON resistance	$V_{GS} = 7 \text{ V}, V_{DS} = 0.1 \text{ V}$ $T = 25^\circ \text{C}$		14	18	$\mu\text{A}/\text{mm}$
		$V_{GS} = 7 \text{ V}, V_{DS} = 0.1 \text{ V}$ $T = 150^\circ \text{C}$		30	35	Ω/mm
V_{TH}	Gate threshold voltage	maximum g_m	2.1	2.5	2.9	V
DYNAMIC CHARACTERISTICS						
C_{ISS}	Input capacitance	$V_{GS} = 0 \text{ V}$ $V_{DS} = 650 \text{ V}$ $f = 1 \text{ MHz}$		47.2		pF
C_{OSS}	Output capacitance			14.6		pF
C_{RSS}	Reverse transfer capacitance			0.12		pF




Typical IDS vs VDS curve at $T = 25^\circ \text{C}$



Temperature dependence of IDS vs VDS curve at $V_{GS} = 7 \text{ V}$



Temperature dependence of IDS vs VGS curve at $V_{DS} = 0.1 \text{ V}$



Typical CGS, CDS and CGD vs VDS at $T = 25^\circ \text{C}$. Measurements on-wafer (no packaging parasitics included).

Cointegration of low-side and high-side power devices is possible using GaN-on-SOI substrates as the buried oxide of the SOI, the oxide-filled deep trenches and deep Si contact effectively eliminate the back-gating effect that is common to the GaN-on-Si substrates.

Imec's monolithic integration allows the cointegration of the driver, resulting in lower parasitic inductances, unlocking the full potential of the fast-switching speed of GaN power devices.

Further functionality can be added through the low-voltage logic and analog switches, the high-ohmic and low-ohmic resistors and the integrated MIM-capacitors.

MPW RUNS
ganmpw@imec-int.com

